Daewoo DVG-3000N Wartungshandbuch Seite 15

  • Herunterladen
  • Zu meinen Handbüchern hinzufügen
  • Drucken
  • Seite
    / 50
  • Inhaltsverzeichnis
  • FEHLERBEHEBUNG
  • LESEZEICHEN
  • Bewertet. / 5. Basierend auf Kundenbewertungen
Seitenansicht 14
13
* PIN DESCRIPTON
Name Number I/O Definition
VCC
1, 9, 18, 27, 35, 44, 51, 59, 68, 75, 83,
92, 99, 104, 111,
121, 130, 139, 148, 157, 164, 172, 183,
193, 201
I 3.65 V ± 150 mv.
LA[21:0] 23:19, 16:10, 7:2, 207:204 O Device address output
VSS
8, 17, 26, 34, 43, 52, 60, 67, 76, 84, 91, 98, 103,
112, 120, 129, 138,
147,156,163,171,177,184, 192, 200, 208
I Ground
RESET# 24 I Reset input active low.
TDMDX O TDM transmit data
RSEL 25 I
ROM Select
RSEL Selection
0 16-bit ROM
1 8-bit ROM
TDMDR 28 I TDM receive data.
TDMCLK 29 I TDM clock input.
TDMFS 30 I TDM frame synch.
TDMTSC# 31 O TDM output enable, active low.
TWS
SEL_PLL1
32
O
I
Audio transmit frame sync.
Select PLL1.
TSD
SEL_PLL0
33
O
I
Audio transmit serial data port.
Select PLL0.
SEL_PLL2 SEL_PLL0 Clock Output
0 0 2.5 x DCLK
0 1 3 x DCLK
1 0 3.5 x DCLK
1 1 4 x DCLK
SEL_PLL2 36
Select PLL2. See the table for pin number
33.
MCLK 39 I/O Audio master clock for audio DAC.
TBCK 40 I/O Audio transmit bit clock.
SDIF_DOBM 41 O S/PDIF (IEC958) Format Output.
RSD 45 I Audio receive serial data.
RWS 46 I Audio receive frame synch.
RBCK 47 I Audio receive bit clock.
APLLCAP 48 I Analog PLL Capacitor.
XIN 49 I Crystal input.
XOUT 50 O Crystal output.
DMA[11:0] 66:61, 58:53 O DRAM address bus.
DCAS# 69 O Column address strobe, active low.
DOE#
DSCK-EN
70
O
I
Output enable, active low.
Clock enable, active low.
DWE# 71 O DRAM write enable, active low.
DRAS[2.0]# 74:72 O Row address strobe, active low.
DB[15:0] 96:93, 90:85, 82:77 I/O DRAM data bus.
DCS[1:0]# 97,100 O SDRAM chip select [1:0], active low.
DQM 101 O Data input/ output mask.
DSCK 102 O Clock to SDRAM.
DCLK 105 I Clock input (27MHz).
YUV[7.0] 115:113, 110:106 O 8-bit YUV output.
PCLK2XSC
N
116 I/O 2X pixel clock.
PCLKQSCN 117 I/O Pixel clock.
VSYNCH# 118 I/O
Vertical synch for screen video interface,
programmable for rising or falling edge,
active low.
HSYNCH# 119 I/O
Horizontal synch for screen video interface,
p
ro
g
rammable for risin
g
or fallin
g
ed
g
e,
Seitenansicht 14
1 2 ... 10 11 12 13 14 15 16 17 18 19 20 ... 49 50

Kommentare zu diesen Handbüchern

Keine Kommentare